

intel[®]

8244

GAME CHIP

for

MAGNAVOX

The 8244 is a general purpose graphics display device that operates in conjunction with raster scan type displays. Its primary purpose is to provide a means for generating and moving objects on a TV screen for use in the consumer game market. However, its generality and flexibility makes it suitable for use also in teaching machines, animation displays, simulation trainees, and etc.

This device is a peripheral that communicates over the data and address bus of the 8048/8748. Although other microprocessors may be used with it, these particular devices provide the greatest capability for the low system cost.

FEATURES

- Single 5V supply.
- 28 pin CerDip or plastic DIP package.
- 8048/8748 / 8085 Compatible. *over full commercial specification of 8048/8748*
- Complete NTSC color TV sync generator. *except not interlaced*
- Provides shapes that are mask programmable into internal ROM.
- Accommodate up to 32 object locations on the display simultaneously.
- Devices may be multiplexed to provide greater than 32 object locations on the display.
- All movement of objects displayed is under software control in the microprocessor.
- Display objects that collide return status and location information to the microprocessor.
- Provides Red, Green, Blue, Luminance, and Sound outputs.

**Note: Signals that are asserted when the variable is low voltage are designated with a - . eg. CS is active low.*

SYMBOL I/O PIN NUMBER

D0 - D7	I/O	TBD	Data/Address lines to/from 8048/8748.
$\overline{\text{CS}}$	I	TBD	Chip Select enables writing to or reading from the addressed functional block within the device.
ALE	I	TBD	Address Latch Enable allows the contents of the multiplexed address/data bus to be interpreted as an address.
$\overline{\text{WR}}$	I	TBD	Write Strobe causes the bus data to be written into the previously selected memory element.
$\overline{\text{RD}}$	I	TBD	Read Strobe allows status and counter information to be read from the device.
$\overline{\text{INTR}}$	O	TBD	Interrupt request to the microprocessor, set Low for request and cleared when the status register is read. <i>can be "ored" tieable</i>
CSY	O	TBD	Composite sync contains horizontal sync, serrated vertical sync and equalizing pulses.
∇ VBL	I/O	TBD	Vertical blanking identifies the period during which the display is blank while the CRT beam is in vertical retrace.
∇ HBL	I/O	TBD	Horizontal blanking identifies the period during which the display is blank while the CRT beam is in horizontal retrace.
M/S	I	TBD	Master/Slave designates a device to be either a master or a slave unit. A master, so designated, feeds VBL and HBL to itself from its internal sync generator and also sends VBL and HBL out to the slave device if one exists. A slave, so



ORIGINATOR

Shelley

D/E

Wm. J. ...

DRIFT

...

It external, must be sync to 3.58 clock

The duty cycle shall be 50% with $<5\%$ skew

designated receives VBL and HBL for its internal synchronization.

CLK I TBD

The clock input operates at a fixed frequency of 3.58 Mhz.

R 0 TBD

* The Red output is a chroma signal representing objects that are to be displayed in a red color.

G 0 TBD

The Green output is a chroma signal representing objects that are to be displayed in a green color.

B 0 TBD

The Blue output is a chroma signal representing objects that are to be displayed in a blue color.

L 0 TBD

The Luminance output represents the ORed result of active patterns in the minor system, the major system, and the grid (if set grid bright is active).

BG 0 TBD

The Burst Gate defines the duration of the 3.58Mhz color reference signal required for generation of the composite color signal in external analog circuitry.

SND 0 TBD

The Sound output provides an audio driving signal to the external sound modulator.

STB I TBD

The position strobe input.

CX I TBD

Chip Expander, If there are 2 8244's in a system, L

VCC I TBD

+5V supply

VSS I TBD

Gnd.


is connected to CX#1 and Lum#1 connected to CX#2. This allows status overlaps between objects on different chips to be read by the CPU.

References: "Standard Peripheral Timing for 8085 Bus", April 20, 1976 8048/8748/8035 preliminary data sheet, September 1976.


SUMMARY

The 8085 timings are more restrictive than the 8048 timings. Although the initial game product will match an 8244 with an 8048 it is desirable to design the 8244 to work with both the 8048 and the 8085. This will allow upwards compatibility with the more powerful CPU and very probably will extend the product life of the 8244. The following timings should allow the 8244 to work in either system.

READ CYCLE:



WRITE CYCLE:



* Assumes the 8244 chip select input comes from a high order address bit.

SYMBOL	DESCRIPTION	MIN	MAX	UNITS
tAL	Address valid before T.E. of ALE 50		NSEC
tLA	Address hold time after ALE 100		NSEC
tLL	ALE width 100		NSEC
tAC	Address valid to L.E. of control 150		NSEC
tLC	T.E. of ALE to L.E. of control 100		NSEC
tAD	Address valid to valid data out	400	NSEC
tRD	Data out delay from RD	150	NSEC
tRDF	Data bus float after RD 10	75	NSEC
tCC	Width of control 250		NSEC
tDW	Data in valid to T.E. of WR 150		NSEC
tWD	Data valid after T.E. of WR 0		NSEC
tCL	T.E. of control to L.E. of ALE 20		NSEC
tRV	T.E. of control to L.E. of next control 300		NSEC
tCA	Address hold after control 0		NSEC

NOTE: The 8244 will ignore the information on the data lines except for the cycle when RD or WR are active.

RG, B & L must come out within a 25 nsec. time per

8244 ELECTRICAL SPECIFICATION

D.C. CHARACTERISTICS

$T_A = 0^\circ\text{C}$ to ^{70°C}~~55°C~~; $V_{CC} = +5\text{V} \pm 5\%$; $V_{SS} = 0\text{V}$

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT	CONDITIONS
V_{IL}	Input low voltage	$V_{SS} - .5$		0.8	V	
V_{IH}	Input high voltage	2.0		V_{CC}	V	
V_{OL}	Output low voltage			0.45	V	$I_{OL} = 1.6\text{mA}$
V_{OH}	Output high voltage	2.4			V	$I_{OH} = -200\mu\text{A}$
I_{IL}	Input leakage			± 20	μA	$(V_{SS} + 0.45) \leq V_{IN} \leq V_{CC}$
I_{CC}	V_{CC} current drain			200	mA	

A.C. CHARACTERISTICS

$T_A = 0^\circ\text{C}$ to 55°C ; $V_{CC} = 5 \pm 5\%$; $V_{SS} = 0\text{V}$

Timing measurements are made at the following reference voltages unless otherwise noted:

Input "1" = 2.0V, "0" = 0.8V
Output "1" = 2.0V, "0" = 0.8V

Output loading consists of one TTL load and 50pf total external capacitance except the system bus which is loaded by one TTL load and 100pf.

Rise and fall times worst case will be 200 ns
less. Rise and fall times will be ^{measured} from 10%
and 90%.

Functional Specification

The 8244 is organized as a group of subfunction blocks that communicate via an internal bus with the I/O port. Most of the subfunctions are individually addressable for the transfer of information with the controlling microprocessor. These blocks may be categorized functionally as follows:

1. Major display system
2. Minor display system
3. Grid display system
4. Sound system
5. Status and control circuits
6. Sync generator

The use of both major and minor display systems provides hardware parallelism to circumvent the problem of concurrent objects. In general, the single major system is used to display fixed objects, while the plurality of minor systems similarly handles moving objects. In exceptional cases nonstrategic moving objects may be placed in the major system but this should be avoided where accommodation is provided by the minor systems. All objects in the major system are composed of 3 x 7 bit arrays, * while all objects in the minor system are composed of 8 x 8 bit arrays. Larger objects are produced by concatenation of the basic arrays. All major system objects start on even lines.

The grid display system places a segment programmable grid in the background of the display. A grid segment may be either inserted or deleted programmatically to produce a variety of arrays such as checkerboards, racetracks, mazes, and etc. An additional feature allows vertical segments to be expanded horizontally and thus provide illuminated square and rectangular areas.

The sound system contains both a random noise generator as well as a programmed sound section. The resulting signals may be combined digitally to produce special effects such as gun shot sounds.

The status and control circuits provide a message transfer mechanism between the 8244 and the microprocessor. Control messages sent from the microprocessor are utilized within the control circuits. These messages determine the types of status messages to be returned and also define certain key conditions associated with the displayed objects. The status messages returned to the microprocessor from the 8244 provide information relative to the display that is used by the microprocessor for input to the program.

* An 8x7 array is composed of 8 horiz dots and (7x2) horiz l

The sync generator provides both sync and blanking signals for use internally on the chip as well as an output for use by the accompanying TV modulator circuitry. A color burst gate is also provided as an output for use by the modulator. The manner in which the sync generator output signals are utilized is determined by the programming of the M/S input pin. A high level of '1' input designates the Master mode and causes the sync generator outputs to drive both internal circuitry and to provide outputs on the appropriate pins (HBL, VBL, CSY, and BG). Conversely, a low level or '0' input designates the Slave mode and allows the HBL and VBL pins to be used as inputs which are then driven by another 8244 designated as a Master. In this latter case, both CSY and BG are derived from the Master 8244 along with HBL and VBL for use by the external circuitry. A non interlaced sweep format is used, primarily, to eliminate the objectionable effect known as "color crawl". The resulting sweep rates are close to American NTSC standards so that there will be no difficulty in synchronization. For operation on European standards, the 8244 will be operated in the Slave mode and appropriate signals will be supplied to it from external sync circuitry.

Major Display System

The purpose of the major display system is to position and select both specific fixed objects and also non-colliding moving objects of a non-strategic nature. This system can position a total of 28 objects in the static positioning mode¹ and a greater number in the dynamic positioning mode². The positioning of each individual object requires 15 bits of addressing information. All addressing is physically relative to the upper left hand corner of the display field. The first 7 bits specify the vertical position which can be on one of 121 scanning lines in a field. The remaining 8 bits specify one of 183 positions horizontally across the screen. All objects in the major system are fixed in size, whereas, the minor system objects may be doubled in both dimensions programatically.

The major system is partitioned into a pair of groups, where each group is optimized for different types of displays. This expedient allows a considerable reduction in chip size without adversely affecting total function. Primarily, the first group provides for alphanumeric or grouped object display by allowing each CAM location to point to a character group of up to four arbitrarily selectable objects. These objects have a fixed spacing of 16 clock intervals which allows matching of object placement with the grid format. Thus, a single CAM location may place up to four objects centered within the grid areas. For the purpose of textual presentation,

¹The static positioning mode loads all object data during the vertical blanking interval.

²The dynamic positioning mode loads any or all object data during the horizontal blanking interval.

associated pairs of CAM locations may locate alphanumerics in an interspersed fashion so as to provide adjacent characters. Alternatively, any object spacing may be achieved either by programming appropriate blanks or different starting locations.

The first group uses four CAM locations to provide starting points for multiple objects. Each CAM location contains two "don't care" bits in its horizontal section and thereby is able to point to four LSS* locations. Thus, the first group controls the placement and selection of 16 objects. If any patterns are truncated all four grouped objects will be shortened by the amount of the shortest object.

The second group within the major system provides for the placement of game obstacles that are either fixed in location or may be movable within certain restrictions. As movable objects, they should not be utilized as strategic elements such as balls, bullets, race cars, etc. However, they do provide slow moving obstacles such as covered wagons or other vehicles. In addition, these objects, when moving, should be prevented from overlapping any other objects in the major system as no means for identification by the microprocessor is available. This nonoverlapping function is achieved by proper programming. Within this group there is a one to one correspondence between a CAM location and a single displayed object. Since there are 12 CAM locations in the second group, there are also 12 objects that may be placed.

The portion of the total CAM array that constitutes the major system points to a total of 28 storage locations in the LSS. The information stored in the LSS represents the location address of the associated pattern in the pattern ROM. Rather than store the starting address of the desired pattern in the LSS, a two's complement displacement is stored. This expedient allows a simple hardware mechanism for sequencing through the consecutive addresses of ROM patterns as they are encountered. The displacement represents the difference between the starting address of the object pattern in ROM and the scanning line number in the raster display. This may be simply stated as follows: $(\text{Vertical Pos.})/2$

(LSS) = Object Starting Address - Hor. Scan Line Number

See memory map

A single 9 bit adder is sufficient for accommodating all address sequencing for the major system. The LSS must be able to store 9 bit displacements. The sequence of events that takes place for the placement of an object pattern is as follows: As a match occurs between the contents of the beam location counter and the address stored in any particular CAM cell, a pointer enables an output from the particular associated LSS location. This output displacement quantity is added to the scan line number, obtained from the line counter, and results in the address of the desired row of the object pattern in ROM. If the full 8x7 pattern

*LSS= Linear Select Store

is desired, then the first match of the CAM causes the above described procedure to produce the starting address of the object pattern in ROM. As horizontal matches occur on successive scan lines, a consequential incrementation of the ROM address occurs. An end of pattern address is detected on every eighth address and terminates the presentation of each particular object. There is no restriction as to whether a full 8x7 or any portion of the pattern in the vertical dimension may be presented as a displayed object. This flexibility allows the programmer to use fractions of object patterns if it is expedient to do so.

In addition to the 9 bit displacement in each location in the LSS, there is provision for the storage of 3 color bits. These bits designate the primary colors red, green, and blue. By the activation of more than one color bit simultaneously, various hues are also produced.

The following table presents a summary of the specifications for the major system:

Group	No. of CAM Loc.	No. of Bits in Vert. CAM	No. of Bits in Hor. CAM	No. of Simul. Objects CAM Loc.	No. of Simul. Objects Group	No. of Selectable Objects	Disp. Bits in LSS	Attribute Bits in LSS	Object Size
1	4	7	6 8	4	16	64 45*	9	3	8 dots wide 14 7 inches high lines
2	12	7	8	1	12	64 45*	9	3	8 dots wide 14 7 lines high

64

*There are 45 objects total, any of which can be selected by either Group.

Major systems can be stacked with no blank lines between them

SYNC GENERATOR

The sync generator operates as a non-addressable autonomous circuit block within the 8244. As such, it provides a source for synchronizing signals both for internal use by the 8244 circuitry and for transmission to external circuitry. Externally the signal becomes processed with the color, luminance, and sound signals and ultimately results in synchronization of the associated TV receiver.

The manner in which the signals are utilized is determined by the mode in which the 8244 operates in a particular configuration. In a small system, utilizing a single 8244, it is operated in the Master Mode by connecting the M/S pin to Vcc. The resulting signals from the sync generator then drive both the display circuitry on the 8244 and also exit the chip, via appropriate pins, to drive the external circuitry.

In larger system configurations, where the need for more than one 8244 exists, a single 8244 is designated the Master, as previously described. In addition, one or more 8244's become Slave Mode devices by connecting their M/S pins to Vss. The sync generator on a Slave Mode device is free to run but the output is not utilized.

In Master Mode operation the sync generator signals used internally by the 8244 are horizontal blanking (HBL) and vertical blanking (VBL). Correspondingly, these two signals provide outputs along with composite sync (CSY) and color burst gate (BG). In Slave Mode operation the 8244 receives only HBL and VBL from a Master Mode 8244. For operation on European TV standards, the 8244 is placed in the Slave Mode. It then receives HBL and VBL from an external sync signal source such as an LSI device or appropriate discrete circuitry.

The sync generator provides non-interlaced synchronizing signals. It operates from the basic color subcarrier frequency of 3.58 Mhz. This clocking signal is divided by a factor of 227.5 in order to obtain the horizontal line frequency of 15,734.3Hz.

The horizontal line frequency is divided by a factor of 263 to produce the vertical sync frequency of 59.83Hz. In the following timing diagrams, those signals shown under Horizontal Timing are reproduced at the 15,734.3Hz rate, while the signals shown under Vertical Timing are reproduced at the 59.83Hz rate. In addition, certain signals generated at the horizontal frequency are enabled only during portions of the vertical interval. In particular, the serrated portion of the vertical serration sync pulse is shown under Serrated Pulse. It is generated at the 15,734Hz rate and is gated on for three pulse duration intervals at the 59.83Hz rate. This may be observed under Vertical Timing in the Composite Sync waveform. In this

SYNC GENERATOR

signal horizontal sync is ORED with the gated vertical serration sync pulse. Similarly, the burst gate is generated at the 15,734Hz rate, but is inhibited at the 59.83Hz rate during the vertical blanking interval.


HORIZONTAL TIMING

SERRATED PULSE

HORIZONTAL BLANK

HORIZONTAL SYNC

BURST GATE




VERTICAL TIMING

VERTICAL BLANK

COMPOSITE BYNC

BURST GATE



leading edge Horizontal Blanking

MINOR DISPLAY SYSTEM

As a first order objective all strategic objects are selected and displayed by the minor display system. In some games it may be useful to put fixed objects in the minor system and there is no restriction that prevents this. There are four replicated blocks within the minor system. Each block is autonomous in function and provides for the placement of a single object. Each of these objects may collide with each other or with objects in the major system. In either event, the minor object is readily identifiable by the microprocessor so that immediate responsive action may be taken.

Minor system objects are locatable by a portion of the overall CAM array, just as in the major system. However, the similarity of the two systems ends in the signal path beyond the CAM array. Each of the four CAM locations in the minor system is dedicated and points to a singular block of object pattern bits located in RAM storage.

In contrast, the CAM locations in the major system can point to any 64 of the 45 objects stored in the pattern ROM. In addition, the mechanism for sequencing through the rows of the pattern RAM's is different than that used in the major system. In place of a singular adder as used in the major system, each minor system contains its individual three bit counter. This counter is updated at the beginning of each horizontal scan line. The decoding of the counter points to the proper location in the pattern RAM. Thus, each dot row in an object is presented as the RAM locations are sequenced. The RAM locations are loadable from the internal bus by a Write operation of the microprocessor. The RAM has the capacity to store eight bytes for each object thereby allowing an 8 x 8 object presentation. Associated with each minor system is an Attribute Register whose contents are arranged as follows:

7	6	5	4	3	2	1	0
X	X	B	G	R	D	S	X ₉

The Bits in this register are defined as follows:

Bit 0 - X₉ is the ninth Bit in the horizontal address of the beam location. This bit allows the beam location to be resolved to 140ns increments.

Bit 1.- The S or smoothing Bit allows a displacement of either the odd or even count horizontal sweep lines in order to provide an improved appearance of objects that visually rotate on the screen.

Bit 2 - The D or duration Bit determines whether an object will be presented in normal size or if its x any y dimensions will be increased by a factor of two.

Bit 3 - The R Bit specifies whether the object contains a red component of color display.

MINOR DISPLAY SYSTEM

Bit 4 - The G Bit specifies whether the object contains a green component of color display.

Bit 5 - The B Bit specifies whether the object contains a blue component of color display.

Bits 6 and 7 - These bits are unspecified and exert no control.

The definition of the delay of dot rows within an object depends on Bits 0, 1, and 2 as shown in the following table:

Bit 2 D	Bit 1 S	Bit 0 X ₉	Even Line Delay (ns)	Odd Line Delay (ns)
0	0	0	0	0
0	0	1	140	140
0	1	0	140	0
0	1	1	0	140
1	0	0	0	0
1	0	1	280	280
1	1	0	280	0
1	1	1	0	280

Minor { 3.58 MHz \Rightarrow 280 ns period
 0.125 inch on 25" $\frac{1}{4}$
 9th Bit \rightarrow 0.0625 inch. placement
 X pos. accuracy

Major Placement Accuracy \approx 280 ns \Rightarrow 0.125
 X pos.

Horz line separation \approx 0.070 inch on 25" screen
 each dot will be 2 Horz 2 Mc.
 1.00" 1.12" \therefore Horz width of dot \approx ~~0.14~~ 0.125 inch
 Vert height of dot \approx 0.140 inch

Character (8x8) = (8x.14) x (8x.125) = ~~1.12~~

GRID DISPLAY SYSTEM

The grid display consists of an array of nine enclosed areas horizontally and eight areas vertically. Each line segment between the nodes of the array is individually controllable so that it may be presented or be inhibited.

A full array, consisting of all segments present, is created by combining nine complete horizontal display bars with ten complete vertical display bars. Each horizontal bar consists of nine concatenated bar segments, while a vertical bar consists of eight concatenated bar segments. Each horizontal bar on the TV screen is composed of three consecutive horizontal scan lines, while adjacent bars are spaced by 21 horizontal scan lines. A vertical bar is made up of a column of dot groups. Each dot group is programmable to consist of either two or sixteen clock intervals (3.58Mhz) in width*. A conventional grid utilizes two clock intervals while large area block arrays, such as checkerboards, utilize sixteen clock intervals. The spacing between adjacent vertical bars is ~~thirteen~~ ^{fourteen} clock intervals. Thus, wide vertical bar segments that are adjacent, appear to be continuous displayed areas. The grid is centered vertically on the TV screen by allowing the first or top horizontal bar to start on the 24th horizontal scan line relative to the end of vertical blanking (VBL). Similarly, horizontal centering is accomplished by allowing the first or left-most vertical bar to start on the 19th clock cycle from the end of horizontal blanking (HBL).

A programmable feature allows the grid to be ~~converted into~~ ^{augmented by the addition} a dot matrix. In this case the dots appear at a physical placement on the TV screen, where otherwise the intersection of the horizontal and vertical bars would appear. ~~The dots are electrically created by ANDing the electrical signals representing complete horizontal bars with the complete vertical bars. Thus the dots are composed of three horizontal scan line segments that have been shortened to a width equivalent to two clock cycles. Since, a full array of dots is always presented, no segment programming requirement exists for dot arrays, although segments and dots can simultaneously be displayed.~~

An additional programmable feature allows the grid display, or any of its previously described subsets, to be either presented or inhibited on the TV screen.

The upper left hand corner of the grid has coordinates

~~(1, 1)~~ ~~(18, 1)~~ ~~(19, 1)~~

X = 19 clocks from ~~latching~~ ^{falling} edge of Horizontal Blanking

Y = 18 lines from ~~top of screen~~ ^{lagging} edge of vertical blanking

*Horizontal displacement on the TV screen is directly proportional no time.

SOUND SYSTEM

Sound = \$A7-4A9


The sound system generates a duty cycle modulated square wave from which an audio signal is extracted by means of an external low pass filter. The control of the duty cycle is effected by information that is transferred from the microprocessor to the 8244. This information consists of triple byte groups that determine the audio frequency and an accompanying 4 bits that determine volume.

The triple byte groups are loaded into three-eight bit shift registers located on the 8244. Each byte in the group is loaded sequentially into its respective register during a load interval. All three bytes are loaded in between consecutive shift clock pulses. The concatenation of the three registers results in a 24 bit string that is shifted out by this shift clock. The resulting serial pattern of ones and zeroes contains a fundamental band of frequency components that lie in the audio range. This particular signal is further "chopped" by a higher frequency that is a multiple of the shift clock. By duty cycle modulation of this "chopping" signal, the amplitude of the audio component is varied. There are four control bits that are used to control the audio level. These bits are loaded into a four bit down counter that is shifted by the high frequency shift clock. The resulting output is AND'ed with the output from the three concatenated shift registers to produce the composite audio output. In addition to the four volume control bits, three other control bits are used to augment the overall operation of the sound system. A noise enable bit enables a feedback path in the output eight bit shift register in the 24 bit shift path to produce the noise component. Simultaneously the noise is added to the audio component that is progressing down the shift register.

The shift frequency for the 24 bit shift may be varied between two values by another control bit. This expedient allows low audio frequencies to be produced with fewer refresh cycles from the microprocessor than for high frequencies thus, reducing the load on the processor.

For the reproduction of certain audio tones that are subharmonically related to the shift clock, the need for microprocessor refresh is totally eliminated by recirculation of the 24 bit shift path. This recirculation path is activated by another bit in the sound control word. Under the recirculation mode of operation, the sound interrupt should be inhibited.

The format of the sound control word is described below:



Bits 0 - 3 - Volume Bits, collectively as a 4 bit word, these bits define the output audio level.

Bit - 4 - Noise Enable; controls noise generation and mixing with the audio signal. Bit 4 = 1, noise on; Bit 4 = 0, noise off.

SOUND SYSTEM

shift freq

$\approx 4 \text{ KHz}$ or 1 KHz

Bit 5 - Shift Frequency; determines frequency of shift clock.

Bit 5 = 1, $f = 3933 \text{ Hz}$. Bit 5 = 0, $f = 983 \text{ Hz}$.

$$(3933 \text{ Hz} = \frac{H}{4} = \frac{15,734}{4} ; 983 \text{ Hz} = \frac{H}{16} = \frac{15,734}{16})$$

pure tones $\approx 100 \text{ Hz}$ to 2 KHz

Bit 6 - Recirculation Bit; determines closure of recirculation path around the 24 Bit shift path. Bit 6 = 1, recirculation active. Bit 6 = 0, no recirculation.

Bit 7 - ENABLE SOUND 0 = NO SOUND 1 = SOUND

For those modes of operation requiring sound refresh data from the microprocessor, an interrupt is generated each time that the 24 sound bits have been shifted through the three eight Bit shift registers. A 5 bit counter set to modulo 24 counts shift clocks and determines when the interrupt should occur.

The sound shift registers, volume counter and sound control word register are all individually addressed by the microprocessor for the purpose of loading data. The address of these elements is shown under the topic of "Address Structure."

Sound Interrupt will not be disabled during recirculation.

23 22 21 20 19 18 17 16 | 15 14 13 12 11 10 9 8 | 7 6 5 4 3 2 1 0

CONTROL AND STATUS

$A\phi H$

The control over various operational parameters on the chip is effected by the bits in the control word that is written into the control register by the microprocessor. The bits in the control word are defined as follows:

$A\phi H$

Bit 0 - Enable Horizontal Interrupt, generates an interrupt 20 us in advance of the occurrence of horizontal blanking. This advance notice to the microprocessor allows a sufficient interval for the reading of the status information so that appropriate control can be exerted during the horizontal blanking interval.

*
Bit 1 - Forced Position Strobe, allows the freezing of the beam location information in the X-Y position registers so that the microprocessor can locate the beam at any time. Bit 1 = 1 strobes beam location to X-Y registers. Bit 1 = 0 disables strobe internal, but external strobe through position strobe Pin can still take place.

Bit 2 - Enable Sound Interrupt, allows an interrupt to be generated whenever the sound register needs new data. Bit 2 = 1 enables sound interrupt, Bit 2=0 disables sound interrupt.

Enable Grid

Bit 3 - Set Grid Bright, allows two luminance levels of the grid. If the bit is a 0, the luminance signal is inhibited during grid information intervals. If the Bit is a 1, the luminance signal is active during grid information intervals.

Bit 4 - Enable External Overlap, allows the detection of overlap, when more than one 8244 exists in a system. Objects that overlap or collide and exist in separate chips are enabled by this Bit.

Bit 4 = 1 enables external overlap, bit 4 = 0 disables external overlap

Bit 5 - Enable Display, allows ~~turning on and off of the output color and luminance signals.~~ *objects and grid to be displayed* Bit 5=1 enables display; Bit 5=0 disables ~~all output~~

The purpose of this bit is to allow the μP to write new data to the 824 when the display is part way through a display field. It is the responsibility *the software to disable display only when there are no active patterns being displayed*

Bit 6 - Dot Enable, allows the presentation of a dot array in place of the grid array. The dots appear at the intersection of the horizontal and vertical lines in the grid format. Bit 6 = 1 enables dots; bit 6 = 0 enables normal grid.

Bit 7 - Grid Segment Width, allows the selection of narrow or wide vertical segments in the grid. Bit 7 = 1 enables wide segments; bit 7 = 0 enables narrow grid.

$A3H$ WRITE ONLY ~~13H~~

~~Set Grid Bright~~

The color of the grid and background is determined by the data stored in the Color Latch. Also by setting the Enable Grid bit to '0' the grid can be turned off and the grid RAM can be used for other data storage. The bits in the Color Latch are defined as follows:

Bit 0 - Grid Color Blue
Bit 1 - Grid Color Green
Bit 2 - Grid Color Red
Bit 3 - Background Color Blue

Bit 4 - Background Color Green
Bit 5 - Background color Red
Bit 6 - ~~Enable Grid~~ *Set Grid Bright*

BLC - Beam Location

* The "OR" of STB and Force Position Strobe will cause X-Y reg to follow the BLC. A falling edge on the OR output will freeze BLC. The reg will remain frozen until after the X-register is re

This str will not cause false data to be loaded into latch

CONTROL AND STATUS

AZH WRITE ONLY

The Enable Overlap register allows for selectable masking of overlaps. When a bit in the Enable Overlap register is a '0' the overlap of that object with any other object will not set the bits for the other objects in the Overlap Status register. The bit pattern is as follows:

Bit 0 - Minor System 0
Bit 1 - Minor System 1
Bit 2 - Minor System 2
Bit 3 - Minor System 3

Bit 4 - Vertical Grid
Bit 5 - Horizontal Grid *and dots*
Bit 6 - External Chip
Bit 7 - Major System

* AZH ~~WRITE~~ READ ONLY

of intensified bits

The Overlap Status register stores the coincidences as they occur on the screen. Whenever two or more objects are simultaneously displayed the bits for both objects are set unless the Enable Overlap register has those bits masked. The External Chip overlap corresponds to the Signal on the 'CX' Pin. The bit pattern is the same as that of the Enable Overlap Register above.

A1H *Read ONLY once per cycle I THINK!* *MUST SET FROM EXTER*
The Control Status Word is used to determine the chip status and interrupt sources. The bit pattern is as follows:

Bit 0 - Horizontal Status - Starts 20 us before Horizontal blank starts Ends 5 us before Horizontal blank ends.

Bit 1 - Position Strobe Status - Status of X-Y Register strobe '1' = Follow Beam Location Ctr, '0' = latched. (See note on page 14)

Bit 2 - Sound Needs Service - Sound register empty

Bit 3 - Vertical Status = Vertical Blanking

Bit 4 - N/C

Bit 5 - N/C

Bit 6 - External Chip Overlap - Set when an overlap occurs with signal on 'CX' Pin.

Bit 7 - Major System Overlap - Set when the chip attempts to ~~display two major system patterns simultaneously~~ *load maj*
System shift register if shift register already has a one

The status register bits 2, 6 and the interrupt flip flop are cleared by reading the status reg.

* The overlap status register is cleared when read.

ADDRESS STRUCTURE

The subfunction blocks within the 8244 may be individually addressed for the writing and in some cases, the reading of data. The addressing structure of these blocks is shown below:

CAM AND LINEAR SELECT STORE

<u>ADDRESS</u>	<u>SUBFUNCTION</u>
Bit: 7 6 5 4 3 2 1 0	
<div> <div>0</div> <div>0</div> <div>0</div> <div>0</div> </div> <div> <div>Object</div> <div>Number</div> </div> <div> <div>0</div> <div>0</div> <div>1</div> <div>1</div> </div>	LINE CAM DOT CAM LSS BITS 0-7 LSS BITS 8-11

Note: For the Minor System LSS Bits 0-7 are attribute bits stored in the Attribute register.

MINOR SYSTEM PATTERN RAM

<u>ADDRESS</u>	<u>SUBFUNCTION</u>
Bit: 7 6 5 4 3 2 1 0	PATTERN RAM
<div>1 0 0</div> <div> <div>OBJECT NUMBER</div> <div>PATTERN RAM LINE NUMBER</div> </div>	

MISCELLANEOUS REGISTERS

<u>ADDRESS</u>	<u>SUBFUNCTION</u>
Bit: 7 6 5 4 3 2 1 0	
<div>1 0 1 X</div> <div>0 0 0 0</div> <div>0 0 0 1</div> <div>0 0 1 0</div> <div>0 0 1 1</div> <div>0 1 0 0</div> <div>0 1 0 1</div> <div>0 1 1 0</div> <div>0 1 1 1</div> <div>1 0 0 0</div> <div>1 0 0 1</div> <div>1 0 1 0</div>	CONTROL CONTROL STATUS OVERLAP STATUS AND ENABLE OVER Y REGISTER X REGISTER N/A SOUND 0 SOUND 1 SOUND 1 SOUND VOLUME

ADDRESS STRUCTURE

GRID

ADDRESS

SUBFUNCTION

Bit: 7 6 5 4 3 2 1 0

1	1	0	COLUMN NUMBER →	0
1	1	0		1
1	1	1		0

HORIZONTAL SEGMENTS 0 to
HORIZONTAL SEGMENTS 8
VERTICAL SEGMENTS

READ & WRITE CAPABILITY:


READ/WRITE: ALL CAM
ALL LINEAR STORE EXCEPT MINOR SYSTEM
GRID RAM
MINOR SYSTEM PATTERN RAM,
CONTROL REG. A0H.
SOUND VOLUME REG: AAH

CANNOT READ ANY PART OF MINOR SYSTEM

READ ONLY: X-REG A5H
Y-REG A4H
OVERLAP STATUS REG A2H (~~Control Status~~)
CONTROL STATUS REG A1H

WRITE ONLY: *ATTRIBUTE OF MINOR SYS.*
MINOR SYSTEM LINEAR STORE (ATTRIBUTE REGS)
COLOR LATCH A3H
ENABLE OVERLAP A2H
SOUND REGS 0, 1, 2 A7, A8, A9H

The addressable function block structure may be shown by means of an address map as follows:



MINOR SYSTEMS

ADDRESSING

System No.	Y CAM	X CAM	LSS
0	00	01	02
1	04	05	06
2	08	09	0A
3	0C	0D	0E

WORD FORMATS

Bits 7 6 5 4 3 2 1 0

Y CAM	MSB						LSB
X CAM	MSB						2ndLSB
LSS			B	G	R	D	S X ⁹

PATTERN RAM Address

System No	Address	
0	80	line 1
	81	line 2
1	87	line 8
	88	line 1
	89	line 2
	8F	line 8
2	96	line 1
	A0	line 2
	A1	line 8
3	98	line 1
	99	line 2
	9F	line 8

RAM Word Format

Bits 7 6 5 4 3 2 1 0
last out ← → 1st out

MAJOR SYSTEMS

ADDRESSING

System No.	Y CAN	X CAN	LSS#1	LSS#2	LSS#3	LSS#4
0	10	11	12,13			
1	14	15	16,17			
2	18	19	1A,B			
3	1C	1D	1E,1F			
4	20	21	22,23			
5	24	25	26,27			
6	28	29	2A,2B			
7	2C	2D	2E,2F			
8	30	31	32,33			
9	34	35	36,37			
10	38	39	3A,3B			
11	3C	3D	3E,3F			
12	40+4A,4B	41+45,49	42,43	46,47	4A,4B	4E,4F
13	50+54,58	51,55	52,53	56,57	5A,5B	5E,5F
14	60+64,68	61,65	62,63	66,67	6A,6B	6E,6F
15	70+74,78	71,75	72,73	76,77	7A,7B	7E,7F

WORD FORMATS

Bits	7	6	5	4	3	2	1	0
Y CAN	MSB						LSB	
X CAN	MSB							LSB
LSS(0-7)	2ndMSB			Displacement				LSB
LSS(8-11)				B	G	R	MSB	

Displacement = Object Starting Address - Hor. Scan Line Number

CANGLW

MOVABLE

PRIMARY OBJECT SYSTEM

4 SYSTEMS

The Primary Object section displ : 4 independently positionable objects each comprised of a dot matrix specified in a loadable 8x8 Pattern Ram, Attribute Register and Position Register.

Each Position Register pair provides 8 bits of vertical position (selecting 1 of 256 lines) and 8 bits of horizontal position (selecting 1 of 256 280 NS positions), and origins the top left corner of the pattern. Additional horizontal accuracy is controlled by two control bits X₈ and Smoothing in the Attribute Regi. Additionally the Duration bit controls horizontal duration (280NS or 560 NS) and doubles vertical size also. Control bits BGR provide color selection.

DURATION (D)	SMOOTHING (S)	X ₈	EVEN LINE DELAY NS	ODD LINE DELAY
0	0	0	0	0
0	0	1	140	140
0	1	0	140	0
0	1	1	0	140
1	0	0	0	0
1	0	1	280	280
1	1	0	280	0
1	1	1	0	280

4 of Each

Attribute Register

7	COLOR			SIZE		0
-	-	B	G	R	D	S X ₈

Position Register

X
Y

7	SMOOTHING							0
X ₇	X ₆	X ₅	X ₄	X ₃	X ₂	X ₁	X ₀	
Y ₇	Y ₆	Y ₅	Y ₄	Y ₃	Y ₂	Y ₁	Y ₀	

HORIZ.

VERT.

Pattern Ram

Row 0

7	P ₇	P ₆	P ₅	P ₄	P ₃	P ₂	P ₁	0

Row 7

P ₇	P ₆	P ₅	P ₄	P ₃	P ₂	P ₁	P ₀
----------------	----------------	----------------	----------------	----------------	----------------	----------------	----------------

SM
10/30/76

MINOR SYSTEMS

ADDRESS	DATA BITS								COMMENTS
	7	6	5	4	3	2	1	0	
(EXAMPLE) 1 6 0 0									VERTICAL POSITION 8-BITS
1 6 0 1									HORIZ POSITION - 9 BITS (9TH IN NEXT LOC.)
1 6 0 2									ATTRIBUTES
1 6 0 3	X	X	X	X	X	X	X	X	NOT USED

ADDRESSES SHOWN FOR MINOR SYSTEM #1

1604-7 FOR #2 1608-B FOR #3 160C-F FOR #4

VERT. LIMITS 10H-D0H

HORIZ. LIMITS 0H-A0H FOR ON-SCREEN LIMITS ON SONY T.V.

MAJOR SYSTEMS

ADDRESS	DATA BITS								
	7	6	5	4	3	2	1	0	
00								*	VERT POS. 7 BITS. LSB NOT USED
01									HORIZ POS. 5 BITS
02									DISPLACEMENT = VERT. POS. - HORIZ. SCANNING LINE #.
03									ATTRIBUTES + MSB DISPL.

ROM object starting address -
(Vert. Pos.) / 2


SECONDARY OBJECT SYSTEM

The Secondary Object section displays 12 independently positionable objects, each as an 8-dot by 7-line matrix, by selecting one of 45 fixed ROM patterns using a loadable Pointer Register, Color Attribute, and Position Register.


Each Position Register pair provides for 7-bits of vertical position (selecting 1 of 128 even numbered lines), and 8-bits for horizontal location (selecting 1 of 256 280 ns dots), and origins the top left corner of the pattern on the display.

The 9-bit value in the Pointer Register is added to the 7 high order bits of the Vertical BLC^* to form a 9-bit effective address which selects one 8-bit row (out of 315) of a 7-line pattern from the fixed pattern ROM. Each ROM bit 1/0 causes a dot/space for 280 ns duration, care must be exercised so that this effective address selects the first row in the ROM for that Position Register value.

Pointer Register



Secondary objects must not be positioned so as to overlap more than 4 positions of another secondary object. Any overlap of 4 positions or less will cause the left-most object to be blanked in those positions containing dots or spaces from the right-most object. (Rightmost appears in-front of left object.)



RIGHT OVER LEFT

See also Secondary object overlap detection

BIT	CONTROL	STATUS	OVERLAP
7	GRID WIDE	SECONDARY OVERLAP	SEC/(PRIM OR GRID)
6	GRID OUT	XTRNAL OVERLAP	XTRNAL CHIP
5	DISPLAY ENABLE	—	HORIZ GRID
4	EXT OVERLAP ENABLE	—	VERT GRID
3	GRID BRIGHT	VERTICAL BLANK 7	PRIMARY 3
2	SOUND INTRUPT ENABLE	SOUND SERVICE 1	2
1	POSITION STROBE CONTRL	POSITION STROBE 7	1
0	HORIZ INTRUPT ^{ENABLE}	HORIZ BLANK 7	0

DOES NOT EFFECT SOUNDS

COLOR LATCH

7 0

E R G B R G B

GRID COLOR

BACKGROUND COLOR

GRID ENABLE

FREEZES X, Y REG IF POS. STROBE

LOW

ADDRESS

101 X 0000

0001

0010

0011

0100

0101

0110

0111

1000

1001

1010

REGISTER

CONTROL FROM 8048 TO 8244

STATUS

OVERLAP/OVERLAP ENABLE

COLOR

Y REGISTER

X REGISTER

OVERLAP ENABLE

SOUND 0

" 1

" 2

VOLUME (STATUS)

SM


10/30/76

GROUP OBJECT SYSTEM

The Group Object section displays 16 objects in 4 groups of 4 secondary objects. Each group of 4 secondary objects are displayed horizontally spaced 8 dots apart filling a total of 64 dot positions and 4 lines.

Each Position Register originates the top left corner of the first objects pattern. Four Pointer Registers are used for each Group.

Pointer	1ST	A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	B	G	R	for "A"
Register	2ND	B ₇	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁	B ₀	B	G	R	"B"
	3RD	C ₇	C ₆	C ₅	C ₄	C ₃	C ₂	C ₁	C ₀	B	G	R	"C"
	4TH	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	B	G	R	"D"



3274 ADDRESSING

CAM AND LINEAR SELECT STORE

ADDRESS	DESCRIPTION	
7 6 5 4 3 2 1 0		4
0 <OBJECT #> 0 0	LINE CAM	12
0 <OBJECT #> 0 1	DOT CAM	4 - 0
0 <OBJECT #> 1 0	LSS BITS 0-7	
0 <OBJECT #> 1 1	LSS BITS 8-11	

MINOR SYSTEM PATTERN RAM

7 6 5 4 3 2 1 0

1 0 0 CEF# LINE# MINOR SYSTEM PATTERN RAM

system. lin store

MISCELLANEOUS REGISTERS

7 6 5 4 3 2 1 0		
1 0 1 X 0 0 0 0	CONTROL	
1 0 1 X 0 0 0 1	CONTROL STATUS	
1 0 1 X 0 0 1 0	OVERLAP STATUS	
1 0 1 X 0 0 1 1	COLOR LATCH	
1 0 1 X 0 1 0 0	Y REGISTER	
1 0 1 X 0 1 0 1	X REGISTER	
1 0 1 X 0 1 1 0	EN OVERLAP ←	
1 0 1 X 0 1 1 1	SOUND 0	
1 0 1 X 1 0 0 0	SOUND 1	
1 0 1 X 1 0 0 1	SOUND 2	
1 0 1 X 1 0 0 1	SOUND VOLUME	

GRID

7 6 5 4 3 2 1 0	
1 1 0	COLUMN 0
1 1 0	NUMBER 1
1 1 1	0

ADDRESS	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E
0000 SP 00	00	00	00	00	00	00	00	00	A 18	66	C3	C3	FF	C3	E
0010 0 7F	C3	C3	C3	7F	C3	C3	7F	00	C 7E	C3	C3	03	03	C3	C
0020 D 7F	C3	C3	C3	C3	C3	C3	7F	00	E FF	03	03	3F	03	G3	C
0030 F FF	C3	C3	03	3F	03	03	03	00	G 7E	C3	03	03	E3	C3	C
0040 H C3	C3	C3	C3	FF	C3	C3	C3	00	I 3C	18	18	19	18	18	C
0050 J CO	CO	CO	CO	CO	CO	C3	7E	00	K C3	63	33	1F	33	C3	C
0060 L C3	03	03	03	03	03	03	FF	00	M C3	E7	FF	D8	C3	C3	C
0070 N C3	C7	CF	CF	DB	F3	E3	C3	00	O 7E	C3	C3	C3	C3	C3	C
0080 P 7F	C3	C3	C3	7F	03	03	03	00	Q 7E	C3	C3	C3	F3	63	DE
0090 R 7F	C3	C3	C3	7F	33	63	C3	00	S 7E	03	03	7E	CO	C3	7E
00A0 T FF	18	18	18	18	18	18	18	00	U C3	C3	C3	C3	C3	C3	C
00B0 V C3	C3	C3	C3	C3	66	3C	18	00	W C3	C3	C3	DB	DB	FF	E7
00C0 X C3	66	66	3C	18	3C	66	C3	00	Y C3	66	3C	18	18	18	C
00D0 Y FF	60	3C	30	18	OC	06	FF	00	Z 3C	7E	FF	FF	7E	3C	C
00E0 Z 18	3C	7E	7E	18	18	18	18	00	00	20	60	FF	60	20	C
00F0 0 18	18	18	18	18	7E	3C	18	00	1 00	04	66	FF	06	04	C
0100 1 FF	FF	FF	FF	FF	FF	FF	FF	00	2 0F	CF	0F	CF	0F	0F	C
0110 2 38	18	18	18	7E	3C	18	66	00	3 66	66	FF	66	FF	66	C
0120 3 18	FE	18	18	7E	D8	7F	18	00	4 03	0E	3E	FF	3E	0E	C
0130 4 CO	70	7C	7C	FF	7C	70	CO	00	5 38	18	3C	7E	FF	18	C
0140 5 1C	06	03	03	03	03	06	1C	00	6 38	60	CO	CO	CO	60	C
0150 6 C3	66	3C	3C	FF	3C	66	C3	00	7 18	18	18	FF	18	18	C
0160 7 38	18	FF	FF	3C	3C	66	66	00	8 00	00	00	FF	00	00	C
0170 8 00	00	00	00	00	00	00	18	00	9 60	60	30	18	00	00	C
0180 9 7E	E3	F3	F3	DB	CF	C7	7E	00	10 18	1C	18	18	00	06	C
0190 10 7E	C3	E0	63	38	DE	03	FF	00	11 7E	C3	CO	7C	CO	18	C
01A0 11 63	63	63	63	FF	60	60	60	00	12 7E	03	03	7E	CO	C3	C
01B0 12 7E	C3	C3	03	7F	C5	C3	7E	00	13 7E	60	30	18	00	06	C
01C0 13 7E	C3	C3	03	7E	C3	C3	7E	00	14 7E	C3	C3	FE	CO	C3	C
01D0 14 00	00	00	18	00	00	18	00	00	15 00	C3	C3	C3	C3	C3	C
01E0 15 30	18	0C	0C	06	0C	18	30	00	16 00	00	FF	00	FF	00	C
01F0 16 0C	18	30	30	60	30	18	0C	00	17 3C	66	30	18	18	00	C

GRID MAP-8244

HORIZ. SEG. COLUMN ADDRESS (HEX)

8244 AND → C0 C1 C2 C3 C4 C5 C6 C7 C8

HORIZ. COLUMN

1 2 3 4 5 6 7 8 9

VERT. COL. DATA BIT

HORIZ. COL. DATA BIT

0 —

1 —

2 —

3 —

4 —

5 —

6 —

7 —

8244 FROM →

D0 D1 D2 D3 D4 D5 D6 D7 D8

* NOTE 1.

VERTICAL COLUMN

ADDRESS →

E0 E1 E2 E3 E4 E5 E6 E7 E8 E9

VERTICAL SEG. COL. ADDRESS (HEX)

NOTE 1: BOTTOM ROW OF HORIZONTAL SEGMENTS HAVE SEPARATE ADDRESSES (HEX) AS WRITTEN ON THE GRID DRAWING. DATA TO TURN THESE SEGMENTS ON IS CONTAINED IN DATA WORD BIT ZERO.

REV. 0 - 1/5/77

REV. 1 - 1/10/77

THIS DRAWING CONTAINS INFORMATION WHICH IS THE PROPRIETARY PROPERTY OF INTEL CORPORATION. THIS DRAWING IS RECEIVED IN CONFIDENCE AND ITS CONTENTS MAY NOT BE DISCLOSED WITHOUT THE PRIOR WRITTEN CONSENT OF INTEL CORPORATION.			intel [®] CORP		3065 BOWERS AVE SANTA CLARA CALIF. 95051	
GRID MAP-8244						
DRN	W. J. Sturisch	1/5/77	SIZE	CODE	DRAWING NO	
CKD	J. Baston	1-7-77	A	GRID		
APPR			SCALE	REV	SHT. 1	OF 1

18-1B	"	#4	
1C-1F	"	#5	
20-23	"	#6	
24-27	"	#7	
28-2B	"	#8	
2C-2F	"	#9	
30-33	"	#10	
34-37	"	#11	
38-3B	"	#12	
3C-3F	"	#13	
40-43	"	#14	
44-47	"	#15	
48-4B	"	#16	
4C-4F	"	#17	
50-53	"	#18	
54-57	"	#19	
58-5B	"	#20	
5C-5F	"	#21	
60-63	"	#22	
64-67	"	#23	
68-6B	"	#24	
6C-6F	"	#25	
70-73	"	#26	
74-77	"	#27	
78-7B	"	#28	
7C-7F	"	#29	
80-83	"	#30	
84-87	"	#31	
88-8B	"	#32	
8C-8F	"	#33	
90-93	"	#34	
94-97	"	#35	
98-9B	"	#36	
9C-9F	"	#37	

MINOR SYSTEMS	DATA BITS	COMMENTS
7C-54	32	19
1600		VERTICAL POSITION, 8 BITS
1601		HORIZ. POS. BITS (BITS IN NEXT LOC.)
1602		ATTRIBUTES
1603		NOT USED

A7	SOUND 1
A8	SOUND 2
A9	SOUND 3
AA	SOUND CONTROL
CB	GRID HORIZ. SEG. COL. 1
CL	" 2
CM	" 3
CN	" 4
CO	" 5
CP	" 6
CQ	" 7
CR	" 8
CS	" 9
CT	" 10
CU	" 11
CV	" 12
CW	" 13
CX	" 14
CY	" 15
CZ	" 16
DA	" 17
DB	" 18
DC	" 19
DD	" 20
DE	" 21
DF	" 22
DG	" 23
DH	" 24
DI	" 25
DJ	" 26
DK	" 27
DL	" 28
DM	" 29
DN	" 30
DO	" 31
DP	" 32
DQ	" 33
DR	" 34
DS	" 35
DT	" 36
DU	" 37
DV	" 38
DW	" 39
DX	" 40
DY	" 41
DZ	" 42
EA	" 43
EB	" 44
EC	" 45
ED	" 46
EE	" 47
EF	" 48
EG	" 49
EH	" 50
EI	" 51
EJ	" 52
EK	" 53
EL	" 54
EM	" 55
EN	" 56
EO	" 57
EP	" 58
EQ	" 59
ER	" 60
ES	" 61
ET	" 62
EU	" 63
EV	" 64
EW	" 65
EX	" 66
EY	" 67
EZ	" 68
FA	" 69
FB	" 70
FC	" 71
FD	" 72
FE	" 73
FF	" 74
FG	" 75
FH	" 76
FI	" 77
FJ	" 78
FK	" 79
FL	" 80
FM	" 81
FN	" 82
FO	" 83
FP	" 84
FQ	" 85
FR	" 86
FS	" 87
FT	" 88
FU	" 89
FV	" 90
FW	" 91
FX	" 92
FY	" 93
FZ	" 94
GA	" 95
GB	" 96
GC	" 97
GD	" 98
GE	" 99
GF	" 100
GH	" 101
GI	" 102
GJ	" 103
GK	" 104
GL	" 105
GM	" 106
GN	" 107
GO	" 108
GP	" 109
GQ	" 110
GR	" 111
GS	" 112
GT	" 113
GU	" 114
GV	" 115
GW	" 116
GX	" 117
GY	" 118
GZ	" 119
HA	" 120
HB	" 121
HC	" 122
HD	" 123
HE	" 124
HF	" 125
HG	" 126
HH	" 127
HI	" 128
HJ	" 129
HK	" 130
HL	" 131
HM	" 132
HN	" 133
HO	" 134
HP	" 135
HQ	" 136
HR	" 137
HS	" 138
HT	" 139
HU	" 140
HV	" 141
HW	" 142
HX	" 143
HY	" 144
HZ	" 145
IA	" 146
IB	" 147
IC	" 148
ID	" 149
IE	" 150
IF	" 151
IG	" 152
IH	" 153
II	" 154
IJ	" 155
IK	" 156
IL	" 157
IM	" 158
IN	" 159
IO	" 160
IP	" 161
IQ	" 162
IR	" 163
IS	" 164
IT	" 165
IU	" 166
IV	" 167
IW	" 168
IX	" 169
IY	" 170
IZ	" 171
JA	" 172
JB	" 173
JC	" 174
JD	" 175
JE	" 176
JF	" 177
JG	" 178
JH	" 179
JI	" 180
JJ	" 181
JK	" 182
JL	" 183
JM	" 184
JN	" 185
JO	" 186
JP	" 187
JQ	" 188
JR	" 189
JS	" 190
JT	" 191
JU	" 192
JV	" 193
JW	" 194
JX	" 195
JY	" 196
JZ	" 197
KA	" 198
KB	" 199
KC	" 200
KD	" 201
KE	" 202
KF	" 203
KG	" 204
KH	" 205
KI	" 206
KJ	" 207
KK	" 208
KL	" 209
KM	" 210
KN	" 211
KO	" 212
KP	" 213
KQ	" 214
KR	" 215
KS	" 216
KT	" 217
KU	" 218
KV	" 219
KW	" 220
KX	" 221
KY	" 222
KZ	" 223
LA	" 224
LB	" 225
LC	" 226
LD	" 227
LE	" 228
LF	" 229
LG	" 230
LH	" 231
LI	" 232
LJ	" 233
LK	" 234
LL	" 235
LM	" 236
LN	" 237
LO	" 238
LP	" 239
LQ	" 240
LR	" 241
LS	" 242
LT	" 243
LU	" 244
LV	" 245
LW	" 246
LX	" 247
LY	" 248
LZ	" 249
MA	" 250
MB	" 251
MC	" 252
MD	" 253
ME	" 254
MF	" 255
MG	" 256
MH	" 257
MI	" 258
MJ	" 259
MK	" 260
ML	" 261
MM	" 262
MN	" 263
MO	" 264
MP	" 265
MQ	" 266
MR	" 267
MS	" 268
MT	" 269
MU	" 270
MV	" 271
MW	" 272
MX	" 273
MY	" 274
MZ	" 275
NA	" 276
NB	" 277
NC	" 278
ND	" 279
NE	" 280
NF	" 281
NG	" 282
NH	" 283
NI	" 284
NJ	" 285
NK	" 286
NL	" 287
NM	" 288
NN	" 289
NO	" 290
NP	" 291
NQ	" 292
NR	" 293
NS	" 294
NT	" 295
NU	" 296
NV	" 297
NW	" 298
NX	" 299
NY	" 300
NZ	" 301
OA	" 302
OB	" 303
OC	" 304
OD	" 305
OE	" 306
OF	" 307
OG	" 308
OH	" 309
OI	" 310
OJ	" 311
OK	" 312
OL	" 313
OM	" 314
ON	" 315
OO	" 316
OP	" 317
OQ	" 318
OR	" 319
OS	" 320
OT	" 321
OU	" 322
OV	" 323
OW	" 324
OX	" 325
OY	" 326
OZ	" 327
PA	" 328
PB	" 329
PC	" 330
PD	" 331
PE	" 332
PF	" 333
PG	" 334
PH	" 335
PI	" 336
PJ	" 337
PK	" 338
PL	" 339
PM	" 340
PN	" 341
PO	" 342
PP	" 343
PQ	" 344
PR	" 345
PS	" 346
PT	" 347
PU	" 348
PV	" 349
PW	" 350
PX	" 351
PY	" 352
PZ	" 353
QA	" 354
QB	" 355
QC	" 356
QD	" 357
QE	" 358
QF	" 359
QG	" 360
QH	" 361
QI	" 362
QJ	" 363
QK	" 364
QL	" 365
QM	" 366
QN	" 367
QO	" 368
QP	" 369
QQ	" 370
QR	" 371
QS	" 372
QT	" 373
QU	" 374
QV	" 375
QW	" 376
QX	" 377
QY	" 378
QZ	" 379
RA	" 380
RB	" 381
RC	" 382
RD	" 383
RE	" 384
RF	" 385
RG	" 386
RH	" 387
RI	" 388
RJ	" 389
RK	" 390
RL	" 391
RM	" 392
RN	" 393
RO	" 394
RP	" 395
RQ	" 396
RR	" 397
RS	" 398
RT	" 399
RU	" 400
RV	" 401
RW	" 402
RX	" 403
RY	" 404
RZ	" 405
SA	" 406
SB	" 407
SC	" 408
SD	" 409
SE	" 410
SF	" 411
SG	" 412
SH	" 413
SI	" 414
SJ	" 415
SK	" 416
SL	" 417
SM	" 418
SN	" 419
SO	" 420
SP	" 421
SQ	" 422
SR	" 423
SS	" 424
ST	" 425
SU	" 426
SV	" 427
SW	" 428
SX	" 429
SY	" 430
SZ	" 431
TA	" 432
TB	" 433
TC	" 434
TD	" 435
TE	" 436
TF	" 437
TG	" 438
TH	" 439
TI	" 440
TJ	" 441
TK	" 442
TL	" 443
TM	" 444
TN	" 445
TO	" 446
TP	" 447
TQ	" 448
TR	" 449
TS	" 450
TT	" 451
TU	" 452
TV	" 453
TW	" 454
TX	" 455
TY	" 456
TZ	" 457
UA	" 458
UB	" 459
UC	" 460
UD	" 461
UE	" 462
UF	" 463
UG	" 464
UH	" 465
UI	" 466
UJ	" 467
UK	" 468
UL	" 469
UM	" 470
UN	" 471
UO	" 472
UP	" 473
UQ	" 474
UR	" 475
US	" 476
UT	" 477
UU	" 478
UV	" 479
UW	" 480
UX	" 481
UY	" 482
UZ	" 483
VA	" 484
VB	" 485
VC	" 486
VD	" 487
VE	" 488
VF	" 489
VG	" 490
VH	" 491
VI	" 492
VJ	" 493
VK	" 494
VL	" 495
VM	" 496
VN	" 497
VO	" 498
VP	" 499
VQ	" 500
VR	" 501
VS	" 502
VT	" 503
VU	" 504
VV	" 505
VW	" 506
VX	" 507
VY	" 508
VZ	" 509
WA	" 510
WB	" 511
WC	" 512
WD	" 513
WE	" 514
WF	" 515
WG	" 516
WH	" 517
WI	" 518
WJ	" 519
WK	" 520
WL	" 521
WM	" 522
WN	" 523
WO	" 524
WP	" 525
WQ	" 526
WR	" 527
WS	" 528
WT	" 529
WU	" 530
WV	" 531
WW	" 532
WX	" 533
WY	" 534
WZ	" 535
XA	" 536
XB	" 537
XC	" 538
XD	" 539
XE	" 540
XF	" 541
XG	" 542
XH	" 543
XI	" 544
XJ	" 545
XK	" 546
XL	" 547
XM	" 548
XN	" 549
XO	" 550
XP	" 551
XQ	" 552

PROGRAM NAME		EXT. COL. SEGMT.		ADDRESS - ED - E9 (1650) GRID VERT. COL. SEGMT.	
128-164		32-16		BINARY WT.	
V1	V2	V3	V4	V1	V2
1	0	0	0	1	0
0	0	0	0	0	0
1	1	1	0	0	0
1	0	1	0	1	0
0	1	0	1	0	1

DATA BITS IN HEX. DEC. CONVERSION

8 8 H

0 A H

F 0 H

A A H

5 5 H

CHECKERBOARD PATTERN

IF EXT. GRID ADDRESS IS PROVIDED

DATA=08

MEMORY MAP 0244

ADDR. (H)	DATA	ADDR. (H)	DATA	ADDR. (H)	DATA
03-03	MINOR SYST. #1 OBJ.	A0	CONTROL REG.	A0	CONTROL
04-07	MINOR SYST. #2 OBJ.	A1	CONTROL STATUS	A1	CONTROL
08-0B	MINOR SYST. #3 OBJ.	A2	OVERLAP REG.	A2	CONTROL
0C-0F	MINOR SYST. #4 OBJ.	A3	COLOR LATCH	A3	CONTROL
10-13	MAJOR OBJ. #1	A4	Y REGISTER	A4	CONTROL
14-17	" #2	A5	X REGISTER	A5	CONTROL
18-1B	" #3	A6	N.A.	A6	CONTROL
1C-1F	" #4	A7	SOUND 0	A7	CONTROL
20-23	" #5	A8	SOUND 1	A8	CONTROL
24-27	" #6	A9	SOUND 2	A9	CONTROL
28-2B	" #7	AA	SOUND CONTROL	AA	CONTROL
2C-2F	" #8	CB	GRID HORIZ. SEG. COLL. 1	CB	CONTROL
30-33	" #9	CL	" 2	CL	CONTROL
34-37	" #10	C2	" 3	C2	CONTROL
38-3B	" #11	C3	" 4	C3	CONTROL
3C-3F	" #12	C4	" 5	C4	CONTROL
40-43	MAJOR GROUP OBJ. #1	C5	" 6	C5	CONTROL
44-47	" #2	C6	" 7	C6	CONTROL
48-4B	" #3	C7	" 8	C7	CONTROL

DISPLAY MAY BE ON FOR
READING & WRITING, OR NOT AVAILABLE.

ADDR.	DATA	ADDR.	DATA
7	GRID WIDTH - WIDE	1	MAJOR WITH MAJOR
6	EXT. CHIP OVERLAP	2	VERT. STATUS (V.B.L.)
5	ENABLE DISPLAY	3	SOUND NEEDS SERVICE
4	ENABLE EXT. OVERLAP	4	POSITION STROBE STAT
3	ENABLE GRID	5	ENABLE SOUND INTER
2	ENABLE SOUND INTER	6	ENABLE HOR. INTER
1	FORCED POS. STROBE		

0100 0000

60-63				#10	D5				6
64-67				#11	D6				7
68-6B				#12	D7				8
6C-6F				#13	D8				9
70-73				#14	E0	GRID VERT. SEC. COL. 1			2
74-77				#15	E1				3
78-7F				#16	E2				4
80-87	MINOR SYSTEM #1 PATTERN				E3				5
88-8F					E4				6
90-97					E5				7
98-9F					E6				8
					E7				9
					E8				10
					E9				

ADDR(H)	DATA BITS	COMMENTS
1600	7 6 5 4 3 2 1 9	VERTICAL POSITION, 8 BITS
1601		HORIZ. POS. BITS (BITS IN NEXT LOC.)
1602		ATTRIBUTES
1603		NOT USED

ADDR(H)	DATA BITS	COMMENTS
1604	7 6 5 4 3 2 1 0	VERTICAL POS. LOW NOT USED
1605		HORIZ. POS. 8 BITS
1606		DISPLACE. ENH. - WEST POS. 2 LINES
1607		ATTRIBUTES 1 - WEST POS. 1 LINE

Displacement = RDM object starting address - (Vert. Pos.) / 2

ADDR	DATA	DESCRIPTION
1608	7 6 5 4 3 2 1 0	SOUND CONTROL
1609	7 6 5 4 3 2 1 0	SOUND
160A	7 6 5 4 3 2 1 0	SOUND
160B	7 6 5 4 3 2 1 0	SOUND

ADDR	DATA	DESCRIPTION
160C	7 6 5 4 3 2 1 0	SOUND
160D	7 6 5 4 3 2 1 0	SOUND
160E	7 6 5 4 3 2 1 0	SOUND
160F	7 6 5 4 3 2 1 0	SOUND

INTERESTING
Sound if possible
on 4th 8th
A?

GRID

Column Number

Horizontal Segments 0-7
Addresses

0 1 2 3 4 5 6 7 8 9

0 2 4 6 8 A C E 0
C C C C C C C C D

Horizontal Segment 8
Address

C 1 3 5 7 9 B D F
C C C C C C D 1

Vertical Segment Address

0 2 4 6 8 A C E 0 2
E E E E E E E E

Grid Column

Top
OF
Screen

Horizontal Segments

0 1 2 3 4 5 6 7 8

Vertical Segments

Register Address	Control	Control Status	Overlap Status	Y Register	X Register
7	A 0	A 1	A 2	A 4	A 5
6	Grid Width 1-wide	Major with Major	MAJOR with MINOR	MSB	MSB
5	Dot Enable	Ext. Chip Overlap*	External Chip	A	A
4	Enable Display		Horiz. Grid		
3	Enable Ext. Overlay		Vert. Grid		
2	Set Grid Bright	Vert. Status (V.E.)	Minor Sys 3		
1	Enable Sound Int.	Sound Needs Service*	Minor Sys 2		
0	Forced Pos Strobe*	Position Strobe Status*	Minor Sys 1	Y	Y
	Enable Hor. Int.	Horiz. Status*	Minor Sys 0	LSB	LSB

* Explained Below

Forced Position Strobe: Bit = 1 Strobes beam location. Refer to page 1 to X-Y registers. Bit = 0 disables strobe.

External Chip Overlap: Set when an overlap occurs with signal on CX pin.

Sound Needs Service: Sound register has been shifted out.

Position Strobe Status: Ored of 5 strobe and forced position strobe.

Horizontal Status: Starts 20 usec. before leading edge of horizontal blanking and ends 5 usec before lagging edge of horizontal blanking.

Address	Color W Latch	Sound W 0	Sound W 1	Sound W 2	Sound W Control
7	A3	A7	A8	A9	A4
6	Background R	Last Bit Out	Last Bit Out	Last Bit Out	Sound Enable
5	Background R				Recirculate
4	Background G				Shift Freq. #
3	Background B				Noise Enable
2	Background R				Volume MSB
1	Background G				
0	Background B	1st Bit Out	1st Bit Out	1st Bit Out	Volume LSB

* 1 = 3933 Hz

0 = 983 Hz

Sound word 2 is 1st word out

Interrupts will be generated for


Sound

Vert. Blanking

Horiz. Blanking

Ext. Overlap

4 7 1 1



Address Structure

The subfunction blocks within the 8244 may be individually addressed for the writing and, in some cases, the reading of data. The addressing structure of these blocks is shown below:

CAM AND LINEAR SELECT STORE

ADDRESS								SUBFUNCTION	
BIT:	7	6	5	4	3	2	1	0	
	0						0	0	LINE CAM
	0						0	1	DOT CAM
	0						1	0	LSS BITS 0-7
	0						1	1	LSS BITS 8-11

Diagram showing the address structure for CAM and Linear Select Store. The address is 8 bits (7-0). Bits 0-1 are used for LINE CAM and DOT CAM. Bits 2-3 are used for LSS BITS 0-7 and LSS BITS 8-11. An arrow labeled 'OBJECT NUMBER' points to bits 4-7.

MINOR SYSTEM PATTERN RAM

ADDRESS								SUBFUNCTION	
BIT:	7	6	5	4	3	2	1	0	
	1	0	0						PATTERN RAM

Diagram showing the address structure for MINOR SYSTEM PATTERN RAM. The address is 8 bits (7-0). Bits 0-2 are used for PATTERN RAM. An arrow labeled 'OBJECT NUMBER' points to bits 4-7. An arrow labeled 'PATTERN RAM LINE NUMBER' points to bits 0-2.

BIT	CONTROL*	CONTROL STATUS	OVERLAP STATUS
7	GRID = WIDE SEGMENTS	MAJOR WITH MAJOR *2	MAJOR WITH MINOR OR GRID
6	GRID = DOT	EXTERNAL CHIP OVERLAP	EXTERNAL CHIP
5	ENABLE DISPLAY *1	NA	HORIZ GRID
4	ENABLE EXT OVERLAP	NA	VERT GRID
3	SET GRID BRIGHT	VERT STATUS (VERT BLANK)	MINOR SYSTEM 3
2	ENABLE SOUND INT	SOUND NEEDS SERVICE	MINOR SYSTEM 2
1	FORCED POSITION STB	POSITION STB STATUS	MINOR SYSTEM 1
0	ENABLE HORIZ INT	HORIZ STATUS *3	MINOR SYSTEM 0

* READ/WRITE OTHERS READ ONLY

*1 DISABLES READ/WRITE MIX IN CAM AND LSS AND MINOR SYSTEM RAM AND GRID RAM

*2 BLOCK OVERLAP ALL OTHERS DOT OVERLAP

*3 ADVANCED STATUS

*NOTE-ALL LATCHES IN STATUS WORDS RESET BY READ OPERATION

CONTROL PIN H \rightarrow L STORES BEAM LOCATION COUNTER X-Y REGISTER
FOLLOWS BLCIN WHEN CONTROL OR FORCED CONTROL INPUT = 1
STORES WHEN LOW

STATUS, CONTROL AND X-Y REGISTERS CAN BE READ OR WRITTEN
AT ANY TIME

GRID

11X8

13 CLOCKS / SPACE HORIZONTAL, 2 CLOCKS WIDE, 19 CLOCKS FROM
HORIZONTAL RETRACE

24 LINES / SPACE VERTICAL, 3 LINES WIDE, 24 LINES FROM VERTIC
RETRACE

COLOR LATCH (WRITE ONLY)

5 Background R

4 " G

3 " B

2 Grid R

1 " G

0 " B

MISCELLANEOUS REGISTERS

ADDRESS									SUBFUNCTION
BIT:	7	6	5	4	3	2	1	0	
	1	0	1	X	0	0	0	0	CONTROL
					0	0	0	1	CONTROL STATUS (INT)
					0	0	1	0	OVERLAP STATUS
					0	0	1	1	COLOR LATCH
					0	1	0	0	Y REGISTER
					0	1	0	1	X REGISTER
					0	1	1	0	SOUND 0 A6
					0	1	1	1	SOUND 1 A7
					1	0	0	0	SOUND 2 A8
					1	0	0	1	SOUND VOLUME A9

GRID

ADDRESS								SUBFUNCTION
BIT:	7	6	5	4	3	2	1	0
	1	1						

LSS BITS 0-7

7 6 5 4 3 2 1 0
PATTERN # LSB

LSS BITS 8-11

7 6 5 4 3 2 1 0
B G R PATTERN # MSB

LSS MINOR SYSTEM

2 5 4 3 2 1 0
D B G R DUR- SNO-
ATION OTH X9

SOUND VOLUME

4 3 2 1 0
NOISE INTENSITY
EN

CONTROL*	CONTROL STATUS	OVERLAP STATUS
7 GRID = WIRE SEGMENTS	MAJOR CHIP MAJOR 32	MAJOR CHIP MAJOR OR GEL
6 GRID = DOT	EXTERNAL CHIP OVERLAP	EXTERNAL CHIP
5 ENABLE DISPLAY	NA	MAJOR GRID
4 ENABLE EXT OVERLAP	NA	VERT GRID
3 SET GRID BRIGHT	VERT STATUS (VERT BIAS)	MAJOR SYSTEM 3
2 ENABLE SOUND MCT	SOUND NEEDS SERVICE	MAJOR SYSTEM 2
1 FORCED POSITION SIB	POSITION SIB STATUS	MAJOR SYSTEM 1
0 ENABLE HORIZ ST	HORIZ STATUS*	MAJOR SYSTEM 0

* READ/WRITE OTHERS READ ONLY

*1 DISABLES READ/WRITE MUX IN CAM AND LSS AND MAJOR SYSTEM 0 AND GRID BIAS

*2 BLOCK OVERLAP ALL OTHERS DOT OVERLAP

*3 ADVANCED STATUS

*NOTE-ALL LATCHES IN STATUS WORDS RESET BY READ OPERATION

CONTROL PIN H/L STORES BEAM LOCATION COUNTER X-Y REGISTER
FOLLOWS BLC WHEN CONTROL OR FORCED CONTROL INPUT = 1
STORES WHEN LOW
→ STATUS, CONTROL AND X-Y REGISTERS CAN BE READ OR WRITTEN
AT ANY TIME

GRID

9X8

16 CLOCKS / SPACE HORIZONTAL, 2 CLOCKS WIDE, 19 CLOCKS FRC.
HORIZONTAL RETRACE

24 LINES / SPACE VERTICAL, 3 LINES WIDE, 24 LINES EACH VE.
RETRACE

COLOR LATCH (WRITE ONLY)

5	Background	R	{	7	ENABLE NOISE	ENABLE GRID
4	"	G		6	DISABLE NOISE	
3	"	B				
2	Grid	R				
1	"	G				
0	"	B				